

Product Overview

The NSiP892x devices are dual-channel digital isolators with integrated isolated DC-DC converter. The isolated DC-DC converter provides up to 500mW output power using on chip transformer. The feedback PWM signal is sent to primary side by a digital isolator based on Novosense capacity isolation technology. The high integrated solution can help to simplify system design and improve reliability. The NSiP892x device is safety certified by UL1577 support 4.5kVrms withstand voltages, while providing high electromagnetic immunity and low emissions. The data rate of the NSiP892x is up to 150Mbps, and the common-mode transient immunity (CMTI) is up to 150kV/us. The NSiP892x devices provide 5V to 5V, 5V to 3.3V, 3.3V to 3.3V conversion mode, the output voltage can be set by SEL pin. The device can go into standby mode when the PDIS pin set to high, and there is no output voltage at VISO pin.

Key Features

- Up to 4500Vrms Insulation voltage
- Power supply voltage: 3.3V to 5.5V
- 5V to 5V, 5V to 3.3V, support 100mA load current
- 3.3V to 3.3V, support 60mA load current
- Over current and over temperature protection
- Data rate: DC to 150Mbps
- High CMTI: 150kV/us
- Propagation delay: <15ns
- High system level EMC performance:
 - Enhanced system level ESD, EFT, Surge immunity
- Operation temperature: -40°C~125°C
- RoHS-compliant packages:
 - SOW16

Safety Regulatory Approvals

- UL recognition: up to 4500V_{rms} for 1 minute per UL1577
- CQC certification per GB4943.1-2011
- CSA component notice 5A
- DIN VDE V 0884-11:2017-01

Applications

- Industrial automation system
- Isolated SPI, CAN, RS485
- General-purpose multichannel isolation

Device Information

Part Number	Package	Body Size
NSiP892x-DSWR	SOW16	10.30mm × 7.50mm

Functional Block Diagrams




Figure 1. NSiP892x Block Diagram¹

¹ The isolation channel direction can be either depend on different part number.

INDEX

1. PIN CONFIGURATION AND FUNCTIONS 3

2. ABSOLUTE MAXIMUM RATINGS..... 4

3. RECOMMENDED OPERATING CONDITIONS 4

4. THERMAL CHARACTERISTICS 4

5. SPECIFICATIONS..... 4

 5.1. ISOLATED DC/DC CONVERTER STATIC SPECIFICATIONS 4

 5.2. DIGITAL ISOLATOR ELECTRICAL CHARACTERISTICS 6

 5.3. TYPICAL PERFORMANCE CHARACTERISTICS 9

 5.4. PARAMETER MEASUREMENT INFORMATION 10

6. HIGH VOLTAGE FEATURE DESCRIPTION 10

 6.1. INSULATION AND SAFETY RELATED SPECIFICATIONS..... 10

 6.2. DIN VDE V 0884-11 (VDE V 0884-11) :2017-01 INSULATION CHARATERISTICS 11

 6.3. REGULATORY INFORMATION 12

7. FUNCTION DESCRIPTION 12

 7.1. OVERVIEW 12

 7.2. DEVICE FUNCTIONAL MODES 13

 7.3. EMI CONSIDERATIONS..... 13

 7.4. OUTPUT SHORT AND OVER TEMPERATURE PROTECTION 13

8. APPLICATION NOTE..... 13

 8.1. TYPICAL APPLICATION 13

 8.2. PCB LAYOUT 14

9. PACKAGE INFORMATION 15

10. ORDER INFORMATION..... 16

11. DOCUMENTATION SUPPORT 16

12. TAPE AND REEL INFORMATION 17

13. REVISION HISTORY 18

1. Pin Configuration And Functions




Figure 1.1 NSiP8920 Package




Figure 1.2 NSiP8921 Package




Figure 1.3 NSiP8922 Package

Table1.1 NSiP8920/ NSiP8921/ NSiP8922 Pin Configuration and Description

NSiP8920 PIN NO.	NSiP8921 PIN NO.	NSiP8922 PIN NO.	SYMBOL	FUNCTION
1	1	1	VDD	Power Supply for Isolator Side 1
2	2	2	GND1	Ground 1, the ground reference for Isolator Side 1
3	3	14	INA	Logic Input A
13	4	4	OUTB	Logic Output B
5	5	5	NC	No Connection
6	6	6	NC	No Connection
7	7	7	PDIS	Power Disable. When tied to any GND1 pin, the VISO output voltage is active. When a logic high voltage is applied, the VISO output voltage is shut down. Internal weak pull down,can be floating.(for better noise immunity ,can connect this pin to GND1)
8	8	8	GND1	Ground 1, the ground reference for Isolator Side 1
9	9	9	GND2	Ground 2, the ground reference for Isolator Side 2
10	10	10	NC	No Connection
11	11	11	SEL	VISO output voltage select, VISO=5V when SEL short to VISO, VISO=3.3V when SEL short to GND2 or floating.
12	12	12	NC	No Connection
4	13	13	INB	Logic Input B
14	14	3	OUTA	Logic Output A
15	15	15	GND2	Ground 2, the ground reference for Isolator Side 2
16	16	16	VISO	Secondary Supply Voltage Output for External Load.

2. Absolute Maximum Ratings

Parameters	Symbol	Min	Typ	Max	Unit	Comments
Power Supply Voltage	VDD	-0.5		6	V	
Maximum Input Voltage	V _{INA} , V _{INB}	-0.4		VCC1 ² +0.4 ¹	V	
Maximum Output Voltage	V _{OUTA} , V _{OUTB}	-0.4		VCC2 ² +0.4 ¹	V	
Output current	I _o	-15		15	mA	
Maximum Surge Isolation Voltage	V _{IOSM}			5.3	kV	
Operating Temperature	Topr	-40		125	°C	
Storage Temperature	Tstg	-40		150	°C	
Electrostatic discharge	HBM			±6000	V	
	CDM			±2000	V	

¹VCC1 is input side supply, VCC2 is output side supply

3. Recommended Operating Conditions

Parameters	Symbol	min	typ	max	unit
Power Supply Voltage	VDD	3		5.5	V
Operating Temperature	Topr	-40		125	°C
High Level Input Voltage	VIH	0.7*VCC1 ¹		VCC1 ¹	V
Low Level Input Voltage	VIL	0		0.3*VCC1 ¹	V
Data rate	DR			150	Mbps

¹VCC1 is input side supply

4. Thermal Characteristics

Parameters	Symbol	SOW16	Unit
IC Junction-to-Air Thermal Resistance	θ_{JA}	56.8	°C/W
Junction-to-case (top) thermal resistance	$\theta_{JC (top)}$	15.6	°C/W
Junction-to-board thermal resistance	θ_{JB}	28.5	°C/W

5. Specifications

5.1. Isolated DC/DC Converter Static Specifications

(VDD=4.5V~5.5V, SEL=VISO, Ta=-40°C to 125°C. Unless otherwise noted, Typical values are at VDD = 5V, Ta = 25°C)

Parameters	Symbol	Min	Typ	Max	Unit	Comments
Isolated Supply Voltage	VISO	4.75	5	5.25	V	

Line Regulation	$V_{ISO(LINE)}$			2	mV/V	
Load Regulation	$V_{ISO(LOAD)}$		0.2	0.5	%	
Output Ripple	$V_{ISO(RIP)}$		35		mVpp	
Output Noise	$V_{ISO(NOISE)}$		150		mVpp	
Efficiency at maximum load current	EFF	39	50		%	IISO=100mA,PDIS=0
Output supply current	I_{ISO}	100			mA	
VDD supply current without digital isolator	I_{VDD_POWER}		2.5	30	uA	PDIS=VDD
			10	20	mA	No VISO Load,PDIS=0
			197	270	mA	IISO=100mA,PDIS=0

(VDD=4.5V~5.5V, SEL=0, Ta=-40°C to 125°C. Unless otherwise noted, Typical values are at VDD = 5V, Ta = 25 °C)

Parameters	Symbol	Min	Typ	Max	Unit	Comments
Isolated Supply Voltage	VISO	3.135	3.3	3.465	V	
Line Regulation	$V_{ISO(LINE)}$			2	mV/V	
Load Regulation	$V_{ISO(LOAD)}$		0.2	0.5	%	
Output Ripple	$V_{ISO(RIP)}$		35		mVpp	
Output Noise	$V_{ISO(NOISE)}$		150		mVpp	
Efficiency at maximum load current	EFF	28	41.5		%	IISO=100mA,PDIS=0
Output supply current	I_{ISO}	100			mA	
VDD supply current without digital isolator	I_{VDD_POWER}		2.5	30	uA	PDIS=VDD
			8	20	mA	No VISO Load,PDIS=0
			157	230	mA	IISO=100mA,PDIS=0

(VDD=3V~3.6V, SEL=0, Ta=-40°C to 125°C. Unless otherwise noted, Typical values are at VDD = 3.3V, Ta = 25 °C)

Parameters	Symbol	Min	Typ	Max	Unit	Comments
Isolated Supply Voltage	VISO	3.2	3.3	3.5	V	
Line Regulation	$V_{ISO(LINE)}$			2	mV/V	
Load Regulation	$V_{ISO(LOAD)}$		0.2	2.1	%	
Output Ripple	$V_{ISO(RIP)}$		40		mVpp	
Output Noise	$V_{ISO(NOISE)}$		100		mVpp	
Efficiency at maximum load current	EFF	39	48		%	IISO=60mA,PDIS=0

Output supply current	I _{ISO}	60			mA	
VDD supply current without digital isolator	I _{VDD_POWER}		2.5	30	uA	PDIS=VDD
			10	20	mA	No VISO Load,PDIS=0
			123	160	mA	IISO=60mA,PDIS=0

5.2. Digital Isolator Electrical Characteristics

Parameters	Symbol	Min	Typ	Max	Unit	Comments
Power on Reset	V _{DDPOR}		2.5	3	V	POR threshold as during power-up
	V _{DDHYS}		0.2		V	POR threshold Hysteresis
High Level Input Voltage	V _{IH}	0.7*VCC1			V	
Low Level Input Voltage	V _{IL}			0.3*VCC1	V	
High Level Output Voltage	V _{OH}	0.8*VCC2			V	I _{OH} ≥ - 4mA
Low Level Output Voltage	V _{OL}			0.2*VCC2	V	I _{OL} ≤ 4mA
Output Impedance	R _{out}		50		ohm	
Input Pull high or low Current	I _{pull}		8	15	uA	
Common Mode Transient Immunity	CMTI	100	150		kV/us	
Thermal Shutdown Temperature			165		°C	

¹VCC1 is input side supply,VCC2 is output side supply

(VDD=4.5V~5.5V, SEL=VISO, Ta=-40°C to 125°C,no load. Unless otherwise noted, Typical values are at VDD = 5V, Ta = 25 °C)

Parameters	Symbol	Min	Typ	Max	Unit	Comments
Supply current	NSiP8920					
	I _{DD(Q0)}		10.3	20	mA	All Input 0V for NSiP8920W0 or All Input at supply for NSiP8920W1
	I _{DD(Q1)}		11	30	mA	All Input at supply for NSiP8920W0 or All Input 0V for NSiP8920W1
	I _{DD(1M)}		11.6	35	mA	All Input with 1Mbps, C _L =15pF
	NSiP8921					
	I _{DD(Q0)}		10.3	20	mA	All Input 0V for NSiP8921W0 or All Input at supply for NSiP8921W1
	I _{DD(Q1)}		12.3	30	mA	All Input at supply for NSiP8921W0 or All Input 0V for NSiP8921W1
	I _{DD(1M)}		12.7	35	mA	All Input with 1Mbps, C _L =15pF

	NSiP8922					
	I _{DD(Q0)}		10.3	20	mA	All Input 0V for NSiP8922W0 or All Input at supply for NSiP8922W1
	I _{DD(Q1)}		14.3	30	mA	All Input at supply for NSiP8922W0 or All Input 0V for NSiP8922W1
	I _{DD(1M)}		20	35	mA	All Input with 1Mbps, C _L =15pF
Data Rate	DR	0		150	Mbps	
Minimum Pulse Width	PW			5.0	ns	
Propagation Delay	t _{PLH}	5	9.0	16	ns	
	t _{PHL}	5	9.0	16	ns	
Pulse Width Distortion	PWD			5.0	ns	t _{PHL} - t _{PLH}
Rising Time	t _r			5.0	ns	C _L = 15pF
Falling Time	t _f			5.0	ns	C _L = 15pF
Channel-to-Channel Delay Skew	tSK(c2c)			2.5	ns	
Part-to-Part Delay Skew	tSK(p2p)			5.0	ns	

(VDD=4.5V~5.5V, SEL=0, Ta=-40°C to 125°C, no load. . Unless otherwise noted, Typical values are at VDD = 5V, Ta = 25 °C)

Parameters	Symbol	Min	Typ	Max	Unit	Comments
Supply current	NSiP8920					
	I _{DD(Q0)}		7.8	20	mA	All Input 0V for NSiP8920W0 or All Input at supply for NSiP8920W1
	I _{DD(Q1)}		8	25	mA	All Input at supply for NSiP8920W0 or All Input 0V for NSiP8920W1
	I _{DD(1M)}		8.78	20	mA	All Input with 1Mbps, C _L =15pF
	NSiP8921					
	I _{DD(Q0)}		7.8	20	mA	All Input 0V for NSiP8921W0 or All Input at supply for NSiP8921W1
	I _{DD(Q1)}		9.8	25	mA	All Input at supply for NSiP8921W0 or All Input 0V for NSiP8921W1
	I _{DD(1M)}		11.7	30	mA	All Input with 1Mbps, CL=15pF
	NSiP8922					
	I _{DD(Q0)}		7.8	20	mA	All Input 0V for NSiP8922W0 or All Input at supply for NSiP8922W1

	$I_{DD(Q1)}$		11.8	25	mA	All Input at supply for NSiP8922W0 or All Input 0V for NSiP8922W1
	$I_{DD(1M)}$		15.3	30	mA	All Input with 1Mbps, $C_L=15pF$
Data Rate	DR	0		150	Mbps	
Minimum Pulse Width	PW			5.0	ns	
Propagation Delay	t_{PLH}	5	9.0	16	ns	
	t_{PHL}	5	9.0	16	ns	
Pulse Width Distortion	PWD			5.0	ns	$ t_{PHL} - t_{PLH} $
Rising Time	t_r			5.0	ns	$C_L = 15pF$
Falling Time	t_f			5.0	ns	$C_L = 15pF$
Channel-to-Channel Delay Skew	$t_{SK(c2c)}$			2.5	ns	
Part-to-Part Delay Skew	$t_{SK(p2p)}$			5.0	ns	

(VDD=3V~3.6V, SEL=0, Ta=-40°C to 125°C, no load. Unless otherwise noted, Typical values are at VDD = 3.3V, Ta = 25°C)

Parameters	Symbol	Min	Typ	Max	Unit	Comments
Supply current	NSiP8920					
	$I_{DD(Q0)}$		9	20	mA	All Input 0V for NSiP8920W0 or All Input at supply for NSiP8920W1
	$I_{DD(Q1)}$		10	25	mA	All Input at supply for NSiP8920W0 or All Input 0V for NSiP8920W1
	$I_{DD(1M)}$		10	30	mA	All Input with 1Mbps, $C_L=15pF$
	NSiP8921					
	$I_{DD(Q0)}$		9	20	mA	All Input 0V for NSiP8921W0 or All Input at supply for NSiP8921W1
	$I_{DD(Q1)}$		11.25	25	mA	All Input at supply for NSiP8921W0 or All Input 0V for NSiP8921W1
	$I_{DD(1M)}$		10.14	30	mA	All Input with 1Mbps, $C_L=15pF$
	NSiP8922					
	$I_{DD(Q0)}$		9	20	mA	All Input 0V for NSiP8922W0 or All Input at supply for NSiP8922W1
	$I_{DD(Q1)}$		13.5	25	mA	All Input at supply for NSiP8922W0 or All Input 0V for NSiP8922W1
	$I_{DD(1M)}$		16.5	30	mA	All Input with 1Mbps, $C_L=15pF$
Data Rate	DR	0		150	Mbps	
Minimum Pulse Width	PW			5.0	ns	

Propagation Delay	t_{PLH}	5	9.0	16	ns	
	t_{PHL}	5	9.0	16	ns	
Pulse Width Distortion	PWD			5.0	ns	$ t_{PHL} - t_{PLH} $
Rising Time	t_r			5.0	ns	$C_L = 15pF$
Falling Time	t_f			5.0	ns	$C_L = 15pF$
Channel-to-Channel Delay Skew	$t_{SK(c2c)}$			2.5	ns	
Part-to-Part Delay Skew	$t_{SK(p2p)}$			5.0	ns	

5.3. Typical Performance Characteristics




Figure 5.1 5V→5V Soft start at no load




Figure 5.2 5V→5V Soft start at full load




Figure 5.3 Output current vs efficiency




Figure 5.4 Power-Supply Undervoltage Threshold vs Temperature




Figure 5.5 High-Level Output Voltage vs Output Current




Figure 5.6 Low-Level Output Voltage vs Output Current

5.4. Parameter Measurement Information





Figure 5.7 Switching Characteristics Test Circuit and Waveform




Figure 5.8 Common-Mode Transient Immunity Test Circuit

6. High Voltage Feature Description

6.1. Insulation And Safety Related Specifications

Parameters	Symbol	Value	Unit	Comments
Minimum External Air Gap (Clearance)	L(I01)	8.0	mm	Shortest terminal-to-terminal distance through air
Minimum External Tracking (Creepage)	L(I02)	8.0	mm	Shortest terminal-to-terminal distance across the package surface
Minimum internal gap	DTI	20	um	Distance through insulation

Tracking Resistance(Comparative Tracking Index)	CTI	>400	V	DIN EN 60112 (VDE 0303-11); IEC 60112
Material Group		II		

6.2. DIN VDE V 0884-11 (VDE V 0884-11) :2017-01 INSULATION CHARATERISTICS

Description	Test Condition	Symbol	Value	Unit
Installation Classification per DIN VDE 0110				
For Rated Mains Voltage $\leq 150V_{rms}$			I to IV	
For Rated Mains Voltage $\leq 300V_{rms}$			I to III	
For Rated Mains Voltage $\leq 400V_{rms}$			I to III	
Climatic Classification			10/105/21	
Pollution Degree per DIN VDE 0110, Table 1			2	
Maximum repetitive isolation voltage		V_{IORM}	565	Vpeak
Maximum Working Isolation Voltage	AC voltage	V_{IOWM}	400	V_{RMS}
	DC voltage		565	V_{DC}
Input to Output Test Voltage, Method B1	$V_{IORM} \times 1.5 = V_{pd(m)}$, 100% production test, $t_{ini} = t_m = 1 \text{ sec}$, $q_{pd} < 5 \text{ pC}$	$V_{pd(m)}$	847	Vpeak
After Environmental Tests Subgroup 1	$V_{IORM} \times 1.2 = V_{pd(m)}$, $t_{ini} = 60 \text{ sec}$, $t_m = 10 \text{ sec}$, $q_{pd} < 5 \text{ pC}$	$V_{pd(m)}$	678	Vpeak
After Input and /or Safety Test Subgroup 2 and Subgroup 3	$V_{IORM} \times 1.2 = V_{pd(m)}$, $t_{ini} = 60 \text{ sec}$, $t_m = 10 \text{ sec}$, partial discharge $< 5 \text{ pC}$	$V_{pd(m)}$	678	Vpeak
Maximum transient isolation voltage	$t = 60 \text{ sec}$	V_{IOTM}	5300	Vpeak
Maximum withstanding isolation voltage	$V_{TEST} = V_{ISO}$, $t = 60 \text{ s}$ (qualification); $V_{TEST} = 1.2 \times V_{ISO}$, $t = 1 \text{ s}$ (100%production)	V_{ISO}	4500	V_{RMS}
Maximum Surge Isolation Voltage	Test method per IEC60065, 1.2/50us waveform, $V_{TEST} = V_{IOSM} \times 1.3$	V_{IOSM}	5384	Vpeak
Isolation resistance	$V_{IO} = 500V$ at $T_{amb} = T_s$	R_{IO}	$>10^9$	Ω
	$V_{IO} = 500V$		$>10^{11}$	Ω

	at $100^{\circ}\text{C} \leq T_{\text{amb}} \leq 125^{\circ}\text{C}$			
Isolation capacitance	$f = 1\text{MHz}$	C_{IO}	0.6	pF
Input capacitance		C_{I}	2	pF
Total Power Dissipation at 25°C		P_{s}	2201	mW
Safety input, output, or supply current	$\theta_{\text{JA}} = 56.8^{\circ}\text{C/W}$, $V_{\text{I}} = 5.5\text{V}$, $T_{\text{J}} = 150^{\circ}\text{C}$, $T_{\text{A}} = 25^{\circ}\text{C}$	I_{s}	400	mA
Case Temperature		T_{s}	150	$^{\circ}\text{C}$




Figure 6.1 NSiP892x Thermal Derating Curve, Dependence of Safety Limiting Values with Case Temperature per DIN VDE V 0884-11

6.3. Regulatory Information

The NSiP892x are approved by the organizations listed in table.

CUL		VDE		CQC	
UL 1577 Component Recognition Program ¹	Approved under CSA Component Acceptance Notice 5A	DIN VDE V 0884-11:2017-01 ²	Certified by CQC11-471543-2012	GB4943.1-2011	
Single Protection, 4500V _{rms} Isolation voltage	Single Protection, 4500V _{rms} Isolation voltage	Basic Insulation 565V _{peak} , V _{IOSM} =5384V _{peak}	Basic insulation at 400V _{rms} (565V _{peak})		
File (pending)	File (pending)	File (pending)	File (pending)		

7. Function Description

7.1. Overview

The NSiP892x devices are dual-channel digital isolators with integrated isolated DC-DC converter. The digital isolators are based on Novosense capacity isolation barrier technique. The isolated DC-DC converter provides up to 500mW output power using on chip transformer. The feedback PWM signal is sent to primary side by a digital isolator based on capacity isolation technology. The NSiP892x device are safety certified by UL1577 support 4.5kVrms insulation withstand voltages, while providing high electromagnetic immunity

and low emissions. The data rate of the NSiP892x is up to 150Mbps, and the common-mode transient immunity (CMTI) is up to 150kV/us. The device can go into standby mode when the PDIS pin set to high, and there is no output voltage at VISO pin.

The high integrated solution can help to simplify system design and improve reliability. The NSiP892x devices are suitable for the limited PCB space applications. The devices are also suitable for wide temperature application which the most the power module can not support.

7.2. Device Functional Modes

The NSiP892x devices provide 5V to 5V, 5V to 3.3V, 3.3V to 3.3V conversion mode, the output voltage can be set by SEL pin. Supply configuration table showed below.

PDIS PIN	SEL PIN	VDD	VISO
Shorted to GND1	Shorted to VISO	5V	5V
Shorted to GND1	Shorted to GND2	5V	3.3V
Shorted to GND1	Shorted to GND2	3.3V	3.3V
Shorted to VDD1	X	3.3V/5V	0V

7.3. EMI Considerations

The NSiP892x devices are using on chip transformer, so the power transfer must operate at high frequency allow higher efficiency transfer using the small transformer. This will cause emissions which need to pay attention to PCB layout if the application allow low emission. Please see the application note if needed.

7.4. Output Short And Over Temperature Protection

The NSiP892x devices are protected against output short. When the devices detect the output is short, the device will be in Hiccup mode and the transfer power will be limited. So the temperature of the device will be low, and the device is protected.

The NSiP892x devices are also protected against over temperature. When the devices detect the chip is over 165°C, the device will be shut down until the temperature of the device is below 145°C.

8. Application Note

8.1. Typical Application

The NSiP892x requires a 0.1 μF and 10uF bypass capacitors between VDD and GND1, VISO and GND2. The capacitor should be placed as close as possible to the package. This is very important for the performance of the device. The figure 8.1 is the basic schematic of NSiP892x and the figure 8.2 is the typical isolated CAN schematic using NSiP8921.




Figure 8.1 Basic schematic of NSiP8921




Figure 8.2 Isolated CAN schematic using NSiP8921

8.2. Pcb Layout

The recommended PCB layout shown below. The low ESR capacitor C1 should be closed to PIN1 and PIN2, the distance should be less than 1mm. The low ESR capacitor C3 should be closed to PIN15 and PIN16, the distance should be less than 1mm.




Figure 8.3 Recommended PCB Layout — Top Layer



Figure 8.4 Recommended PCB Layout — Bottom Layer

9. Package Information





Figure 9.1 SOW16 Package Shape and Dimension in millimeters

10. Order Information

Part Number	Isolation Rating (kV)	Number of side 1 inputs	Number of side 2 inputs	Max Data Rate (Mbps)	Default input logic	Temperature	MSL	Package Type	Package Drawing	SPQ
NSiP8920W0-DSWR	4.5	2	0	150	Low	-40 to 125°C	3	SOP16 (300mil)	SOW16	1000
NSiP8920W1-DSWR	4.5	2	0	150	High	-40 to 125°C	3	SOP16 (300mil)	SOW16	1000
NSiP8921W0-DSWR	4.5	1	1	150	Low	-40 to 125°C	3	SOP16 (300mil)	SOW16	1000
NSiP8921W1-DSWR	4.5	1	1	150	High	-40 to 125°C	3	SOP16 (300mil)	SOW16	1000
NSiP8922W0-DSWR	4.5	1	1	150	Low	-40 to 125°C	3	SOP16 (300mil)	SOW16	1000
NSiP8922W1-DSWR	4.5	1	1	150	High	-40 to 125°C	3	SOP16 (300mil)	SOW16	1000



Part Number Rule:



11. Documentation Support

Part Number	Product Folder	Datasheet	Technical Documents	Isolator selection guide
NSiP892x	Click here	Click here	Click here	Click here

12. Tape And Reel Information



ARBOR HOLE
DETAIL A
SCALE : 3:1

PRODUCT SPECIFICATION						
TAPE WIDTH	ϕA ± 2.0	ϕN ± 2.0	W1	W2 (MAX)	W3	E (MIN)
08MM	330	178	8.4 ± 0.5	14.4	SMALL ACCOMMODATE TAPE WIDTH WITHOUT INTERFERENCE	5.5
12MM	330	178	12.4 ± 0.5	18.4		5.5
16MM	330	178	16.4 ± 0.5	22.4		5.5
24MM	330	178	24.4 ± 0.5	30.4		5.5
32MM	330	178	32.4 ± 0.5	38.4		5.5

SURFACE RESISTIVITY			
LEGEND	SR RANGE	TYPE	COLOUR
A	BELOW 10^{12}	ANTISTATIC	ALL TYPES
B	10^6 TO 10^{11}	STATIC DISSIPATIVE	BLACK ONLY
C	10^5 & BELOW 10^5	CONDUCTIVE (GENERIC)	BLACK ONLY
E	10^9 TO 10^{11}	ANTISTATIC (COATED)	ALL TYPES





Figure 12.1 Tape and Reel Information of SOW16

13. Revision History

Revision	Description	Date
1.0	Initial version	2021/3/28
1.1	Modifying the description of PIN7	2021/12/1
1.2	Updating relative figures	2022/5/9